

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/623,732	07/22/2003	Kyoichi Suguro	04329.2344-02	6071
22852	7590 09/29/2005		EXAMINER	
FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER LLP 901 NEW YORK AVENUE, NW			LOKE, STEVEN HO YIN	
			ART UNIT	PAPER NUMBER
WASHINGT	ON, DC 20001-4413		2811	

DATE MAILED: 09/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

•							
	Application No.	Applicant(s)	y				
	10/623,732	SUGURO ET AL.					
Office Action Summary	Examiner	Art Unit					
	Steven Loke	2811					
The MAILING DATE of this communication appeared for Reply	opears on the cover sheet w	ith the correspondence address					
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING I Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory perior. Failure to reply within the set or extended period for reply will, by statu. Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI 1.136(a). In no event, however, may a d will apply and will expire SIX (6) MOR ute, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this communic BANDONED (35 U.S.C. § 133).	·				
Status							
1) Responsive to communication(s) filed on 21	<i>July</i> 2005.						
2a) This action is FINAL . 2b) ⊠ Th	This action is FINAL . 2b)⊠ This action is non-final.						
3) Since this application is in condition for allow	ance except for formal mat	ters, prosecution as to the merit	ts is				
closed in accordance with the practice under	Ex parte Quayle, 1935 C.	D. 11, 453 O.G. 213.					
Disposition of Claims							
4)⊠ Claim(s) <u>1-5 and 34-39</u> is/are pending in the	application.						
4a) Of the above claim(s) is/are withdr							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-5, 34-39</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and	or election requirement.						
Application Papers							
9) The specification is objected to by the Examir	ner.		•				
10) The drawing(s) filed on is/are: a) ac	cepted or b) objected to	by the Examiner.					
Applicant may not request that any objection to th	e drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the corre							
,							
Priority under 35 U.S.C. § 119		0.440() ()) (0					
12) Acknowledgment is made of a claim for foreig	in priority under 35 U.S.C.	§ 119(a)-(d) or (f).					
a) ☐ All b) ☐ Some * c) ☐ None of: 1. ☐ Certified copies of the priority docume	nts have been received						
2. Certified copies of the priority docume		Application No					
3. Copies of the certified copies of the pri)				
application from the International Bure	· ·						
* See the attached detailed Office action for a lis	* **	t received.					
·							
Attachment(s)							
1) Notice of References Cited (PTO-892)		Summary (PTO-413) (s)/Mail Date					
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 	. —	Informal Patent Application (PTO-152)					
Paper No(s)/Mail Date	6) Other:	<u></u> :					

Art Unit: 2811

1. The drawings are objected to because it is unclear what are locations of reference numerals 61, 62, 63 and 64. Fig. 26 should show the elements for reference numerals 61-64. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Page 2

2. Claims 4, 5, 38 and 39 are objected to because of the following informalities:

Claim 4, lines 2-3, claim 5, line 3, the phrase "the top surface position of said

semiconductor layer" has no antecedent basis. Claim 38, lines 4-5, claim 39, lines 4-5,
the phrase "each of said element regions which are not covered with said element
isolating insulating film" is unclear whether it is being referred to "each of said element

Art Unit: 2811

regions which is not covered with said element isolating insulating film". Appropriate correction is required.

3. Claims 3-5, 34, 37, 38 and 39 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Fig. 12 discloses the element isolating insulating film [62] having a top surface projecting upward above a top surface of the semiconductor layer [61]. It further discloses the top surface position of said element isolating insulating film [62] is not higher than a top surface position of the gate electrode [64]. However, the specification never discloses the gate electrode is a metal gate electrode, and said gate insulating film being formed on a top surface and sides of the semiconductor layer in each of said element regions which are not covered with said element isolating insulating film as claimed in claims 38 and 39.

The specification never discloses a metal gate electrode as claimed in claim 3.

Fig. 12 and the specification (page 54, lines 14-19) disclose the top surface of the element isolating insulating film is higher than top surface of the gate insulating film and the step amount is at least three times as large as the thickness of the gate oxide film. However, the specification never discloses the difference in height from said substrate between the top surface position of said semiconductor layer and a top surface position of said element isolating insulating film is at least three times as large as a thickness of

Application/Control Number: 10/623,732 Page 4

Art Unit: 2811

said gate insulating film when the element isolating insulating film having a top surface which is lower than a top surface of semiconductor layer as claimed in claim 4.

The specification never discloses the difference in height from said substrate between the top surface position of said semiconductor layer and the top surface position of said element isolating insulating film is substantially at least a junction depth of said source/drain region when the element isolating insulating film having a top surface which is lower than a top surface of semiconductor layer as claimed in claim 5.

The specification never discloses said element isolating insulating film and said gate insulating film are formed in different steps as claimed in claim 34.

The specification never discloses said element isolating insulating film is a thermally grown oxide film as claimed in claim 37.

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1, 2, 35 and 36 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Yamazaki.

In regards to claim 1, Yamazaki shows all the elements of the claimed invention in fig. 8F. It is a semiconductor device, comprising: a substrate [101] having a semiconductor layer [103] and a trench (the area occupied by the oxide film [113, 115c, 116a] (fig. 8c)), said semiconductor layer being an epitaxial layer, said trench partitioning said semiconductor layer into a plurality of regions; an element isolating

Page 5

Art Unit: 2811

insulating film [113, 115c, 116a] provided in the trench for partitioning said semiconductor layer into a plurality of element regions, the element isolating insulating film having a top surface projecting upward above a surface of said semiconductor layer; wherein the element isolating insulating film [113, 115c, 116a] is an oxide film; and a MOS type element formed within a corresponding one of the element regions and having a gate insulating film [118] and a gate electrode [122a] on the gate insulating film [118], wherein: a difference in height from the substrate between a top surface position of said element isolating insulating film and a top surface position of said semiconductor layer is at least three times as large as the thickness of said gate insulating film, the top surface position of said element isolating insulating film is not higher than a top surface position of the gate electrode [122a], and said element isolating insulating film [113, 115c, 116a] and each of said element regions make an interface which is substantially perpendicular to the top surface of said semiconductor layer.

In regards to claim 2, Yamazaki shows all the elements of the claimed invention in fig. 8F. It is a semiconductor device, comprising: a substrate [101] having a semiconductor layer [103] and a trench (the area occupied by the oxide film [113, 115c, 116a] (fig. 8c)), said semiconductor layer being an epitaxial layer, said trench partitioning said semiconductor layer into a plurality of regions; an element isolating insulating film [113, 115c, 116a] provided in the trench for partitioning said semiconductor layer into a plurality of element regions, the element isolating insulating film having a top surface projecting upward above a top surface of the semiconductor layer; wherein the element isolating insulating film [113, 115c, 116a] is an oxide film;

Art Unit: 2811

and a MOS type element formed within a corresponding one of said element regions and having a gate insulating film [118], wherein: a difference in height from the substrate between a top surface position of the element isolating insulating film and a top surface position of the semiconductor layer is at least 10 nm because the height of the top portion of the insulating film [113, 115c, 116a] is larger than the thickness of the gate insulating film [118] (col. 15, lines 10-14). It further discloses the top surface position of said element isolating insulating film [113, 115c, 116a] is not higher than a top surface position of a gate electrode [122a], and said element isolating insulating film [113, 115c, 116a] and each of said element regions make an interface which is substantially perpendicular to the top surface of said semiconductor layer.

In regards to claims 35 and 36, Yamazaki further discloses a portion of said element isolating insulating film [113] is a thermally grown oxide film (col. 11, lines 9-11).

6. Claims 3, 4, 34 and 37 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Miyawaki et al.

In regards to claim 3, Miyawaki et al. show all the elements of the claimed invention in figs. 33, 10 and 14. It is a semiconductor device, comprising: a substrate [1012, 1013, 1016, 1021] having a semiconductor layer [1013, 1016, 1021] and a trench (the area occupied by layer [1091']), said trench partitioning said semiconductor layer into a plurality of regions; an element isolating insulating film [1091'] provided in the trench for partitioning said semiconductor layer into a plurality of element regions, the element isolating insulating film having a top surface which is lower than a top surface of said semiconductor layer; and a MOS type element (figs. 33 and 14) formed within a

Art Unit: 2811

corresponding one of said element regions and having a gate insulating film (the layer with the dots) and a metal gate electrode ([1069] is made of tungsten silicide (col. 10, lines 10-15)) formed thereon, wherein: said gate insulating film is formed on a top surface and sides of the semiconductor layer in said element regions which are not covered with said element isolating insulating film [1091'], said gate electrode is formed on said gate insulating film, and, a top surface position of said element isolating insulating film [1091'] is not higher than a top surface position of the gate electrode [1069], and said element isolating insulating film (the vertical portion of layer [1091']) and each of said element regions make an interface which is substantially perpendicular to the top surface of said semiconductor layer.

The process limitation of how the semiconductor layer is formed has no patentable weight in claim drawn to structure. Note that a product by process claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and In re Marosi et al, 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a product by process claim, and not the patentability of the process, and that an old or obvious product by a new method is not patentable as a product, whether claimed in product by process claims or not. Note that applicant has the burden of proof in such cases, as the above caselaw makes clear.

Therefore, the phrase "epitaxial layer" is thus non-limiting.

In regards to claim 4, Miyawaki et al. further disclose the difference in height from said substrate between the top surface position of said semiconductor layer and a top surface position of said element isolating insulating film [1091'] is at least three times as large as a thickness of said gate insulating film.

In regards to claim 34, Miyawaki et al. disclose said element isolating insulating film [1091'] and said gate insulating film (the layer with the dots).

The process limitation of how said element isolating insulating film and said gate insulating film are formed have no patentable weight in claim drawn to structure. Note that a product by process claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and In re Marosi et al, 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a product by process claim, and not the patentability of the process, and that an old or obvious product by a new method is not patentable as a product, whether claimed in product by process claims or not. Note that applicant has the burden of proof in such cases, as the above caselaw makes clear.

Therefore, the phrase "formed in different steps" is thus non-limiting.

In regards to claim 37, Miyawaki et al. disclose said element isolating insulating film [1091'] is an oxide film.

Art Unit: 2811

The process limitation of how said element isolating insulating film is formed has no patentable weight in claim drawn to structure. Note that a product by process claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and In re Marosi et al, 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a product by process claim, and not the patentability of the process, and that an old or obvious product by a new method is not patentable as a product, whether claimed in product by process claims or not. Note that applicant has the burden of proof in such cases, as the above caselaw makes clear.

Therefore, the phrase "thermally grown" is thus non-limiting.

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miyawaki et al.

In regards to claim 5, Miyawaki et al. further disclose the MOS element inherently includes a source/drain region because MOS transistor must has a source/drain region.

Miyawaki et al. differ from the claimed invention by not showing the difference in height from said substrate between the top surface position of said semiconductor layer

Art Unit: 2811

and the top surface position of said element isolating insulating film is substantially at least a junction depth of said source/drain region.

It would have been obvious for the difference in height from said substrate between the top surface position of said semiconductor layer and the top surface position of said element isolating insulating film is substantially at least a junction depth of said source/drain region because it depends on the resistance of the source/drain region.

9. Applicant's arguments filed 7/21/05 have been fully considered but they are not persuasive.

It is urged, in page 8 of the remarks, that fig. 26 discloses the claimed subject matters of claims 38 and 39. However, the specification never discloses the gate insulating film being formed on a top surface and sides of the semiconductor layer in each of said element regions which is not covered with said element isolating insulating film when the element isolating insulating film having a top surface projecting upward above a top surface of the semiconductor layer as claimed in claims 1, 38 and claims 2, 39.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven Loke whose telephone number is (571) 272-1657. The examiner can normally be reached on 8:20 am to 5:50 pm.

Application/Control Number: 10/623,732 Page 11

Art Unit: 2811

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

si September 26, 2005 Stoven Loka Princey Exeminer